摘要
In network-on-chip (NoC) designs, the bufferless router is more energy-efficient than the conventional router with buffers. However, in the bufferless network, deflections cause great performance loss. In this paper, three deflection models are firstly constructed for analyzing the causes of deflections. Then, we propose a low-deflection bufferless router (LDBR), in which a multi-channel network interface and a novel deflection routing based on turn model are designed for reducing the deflections during packet transmissions. Finally, LDBR is evaluated against the latest bufferless routers using synthetic and real-world traffic patterns. The experimental results exhibit that the deflection rate of LDBR network is reduced by 41% compared to other bufferless networks, and LDBR also shows superiority in cost and power consumption across all workloads.
| 源语言 | 英语 |
|---|---|
| 页(从-至) | 669-680 |
| 页数 | 12 |
| 期刊 | Microprocessors and Microsystems |
| 卷 | 38 |
| 期 | 7 |
| DOI | |
| 出版状态 | 已出版 - 10月 2014 |
学术指纹
探究 'LDBR: Low-deflection bufferless router for cost-sensitive network-on-chip design' 的科研主题。它们共同构成独一无二的学术指纹。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver