跳到主要导航 跳到搜索 跳到主要内容

Design of a Low-Latency dv/dt and di/dt Closed-Loop Active Gate Driver for SiC MOSFETs With Simple Structure

  • Southeast University, Nanjing
  • State Grid Electric Power Research Institute Nanjing Branch

科研成果: 期刊稿件文章同行评审

6 引用 (Scopus)

摘要

This study addresses the issue of voltage and current overshoot in SiC MOSFET applications by proposing a novel Kelvin-source series active gate driver (AGD). The proposed AGD combines the benefits of existing structures while utilizing a closed-loop dv/dt and di/dt mixed control method, ensuring adaptability of varying load conditions. The implementation circuit consists mainly of simple BJT followers and resistor-capacitor passive networks. The circuit features real-time feedback control, straightforward design, and rapid response time. Through simulation and experiment, the proposed AGD demonstrated effective suppression of overshoot and lower switching loss compared to conventional gate driver, while enhancing EMI performance during hard-switching. The proposed AGD shows simplicity and versatility, proving its potential in SiC MOSFET applications.

源语言英语
页(从-至)947-960
页数14
期刊IEEE Open Journal of Power Electronics
6
DOI
出版状态已出版 - 2025
已对外发布

学术指纹

探究 'Design of a Low-Latency dv/dt and di/dt Closed-Loop Active Gate Driver for SiC MOSFETs With Simple Structure' 的科研主题。它们共同构成独一无二的学术指纹。

引用此