跳到主要导航 跳到搜索 跳到主要内容

Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls

  • North Carolina State University
  • Xi'an Jiaotong University

科研成果: 书/报告/会议事项章节会议稿件同行评审

39 引用 (Scopus)

摘要

Following the advances in technology scaling, graphics processing units (GPUs) incorporate an increasing amount of computing resources and it becomes difficult for a single GPU kernel to fully utilize the vast GPU resources. One solution to improve resource utilization is concurrent kernel execution (CKE). Early CKE mainly targets the leftover resources. However, it fails to optimize the resource utilization and does not provide fairness among concurrent kernels. Spatial multitasking assigns a subset of streaming multiprocessors (SMs) to each kernel. Although achieving better fairness, the resource underutilization within an SM is not addressed. Thus, intra-SM sharing has been proposed to issue thread blocks from different kernels to each SM. However, as shown in this study, the overall performance may be undermined in the intra-SM sharing schemes due to the severe interference among kernels. Specifically, as concurrent kernels share the memory subsystem, one kernel, even as computing-intensive, may starve from not being able to issue memory instructions in time. Besides, severe L1 D-cache thrashing and memory pipeline stalls caused by one kernel, especially a memory-intensive one, will impact other kernels, further hurting the overall performance. In this study, we investigate various approaches to overcome the aforementioned problems exposed in intra-SM sharing. We first highlight that cache partitioning techniques proposed for CPUs are not effective for GPUs. Then we propose two approaches to reduce memory pipeline stalls. The first is to balance memory accesses of concurrent kernels. The second is to limit the number of inflight memory instructions issued from individual kernels. Our evaluation shows that the proposed schemes significantly improve the weighted speedup of two state-of-the-art intra-SM sharing schemes, Warped-Slicer and SMK, by 24.6% and 27.2% on average, respectively, with lightweight hardware overhead.

源语言英语
主期刊名Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018
出版商IEEE Computer Society
208-220
页数13
ISBN(电子版)9781538636596
DOI
出版状态已出版 - 27 3月 2018
活动24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018 - Vienna, 奥地利
期限: 24 2月 201828 2月 2018

出版系列

姓名Proceedings - International Symposium on High-Performance Computer Architecture
2018-February
ISSN(印刷版)1530-0897

会议

会议24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018
国家/地区奥地利
Vienna
时期24/02/1828/02/18

学术指纹

探究 'Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls' 的科研主题。它们共同构成独一无二的指纹。

引用此