Skip to main navigation Skip to search Skip to main content

Sub-1 dB Gain-Ripple Compact Power Amplifier for 57-64 GHz FMCW Radar Systems in 55-nm CMOS

  • Chenxi Zhang
  • , Bingjun Tang
  • , Suyuan Gan
  • , Xu Liu
  • , Chenglong Liang
  • , Li Geng
  • Xi'an Jiaotong University

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presents a compact V-band power amplifier (PA) implemented in 55-nm bulk CMOS technology, targeting Frequency-Modulated Continuous Wave (FMCW) radar applications. The proposed design features transfer ratio modulated matching networks that simultaneously improves power-added efficiency (PAE), gain flatness, and broadband performance. The proposed PA achieves a saturated output power (Psat) of 14.4 dBm and peak PAE of 17.6%, occupying a core area of merely 0.04 mm2 with 141.6 mW dc power consumption. Post-simulation results also demonstrate it achieves 8 GHz 1-dB bandwidth centered at 59 GHz with 13.6 dB peak gain, while maintaining exceptional gain flatness below 1 dB across the entire 57-64 GHz operational band.

Original languageEnglish
Title of host publication2025 IEEE MTT-S International Wireless Symposium, IWS 2025 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9798331538019
DOIs
StatePublished - 2025
Event12th IEEE MTT-S International Wireless Symposium, IWS 2025 - Shaanxi, China
Duration: 19 May 202522 May 2025

Publication series

Name2025 IEEE MTT-S International Wireless Symposium, IWS 2025 - Proceedings

Conference

Conference12th IEEE MTT-S International Wireless Symposium, IWS 2025
Country/TerritoryChina
CityShaanxi
Period19/05/2522/05/25

Keywords

  • FMCW
  • gain ripple
  • PA
  • transfer ratio modulated matching network

Fingerprint

Dive into the research topics of 'Sub-1 dB Gain-Ripple Compact Power Amplifier for 57-64 GHz FMCW Radar Systems in 55-nm CMOS'. Together they form a unique fingerprint.

Cite this