DC-link impedance model of voltage source converter

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

DC-link impedance model of voltage source converter (VSC) is needed in the stability analysis of high voltage dc (HVDC) system. This paper develops dc impedance model for the 3-phase PWM Voltage Source Converter when they are viewed from a dc terminal. The proposed modeling method uses traditional state-space averaging method to derive the small-signal impedance of the VSCs. The impedance models take converter controllers into account. The derived impedance models are validated by comparing frequency responses of the analytical model and the impedance measured at the dc terminal from a VSC model simulated in Saber.

Original languageEnglish
Title of host publicationPCIM Asia 2017 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Proceedings
PublisherVDE Verlag GmbH
Pages252-254
Number of pages3
ISBN (Electronic)9783800744299
StatePublished - 2017
Event2017 International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, PCIM Asia 2017 - Shanghai, China
Duration: 27 Jun 201729 Jun 2017

Publication series

NamePCIM Asia 2017 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Proceedings

Conference

Conference2017 International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, PCIM Asia 2017
Country/TerritoryChina
CityShanghai
Period27/06/1729/06/17

Fingerprint

Dive into the research topics of 'DC-link impedance model of voltage source converter'. Together they form a unique fingerprint.

Cite this