Skip to main navigation Skip to search Skip to main content

A flash window ADC for DVS-enabled digital controlled DC-DC converters

  • Hai Qi Li
  • , Sheng Lei Wang
  • , Yuan Gao
  • , Yan Song
  • , Li Geng
  • Xi'an Jiaotong University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

This paper presents the design and implementation of an analog-to-digital converter (ADC) aiming at digital controlled DC-DC converters for dynamic voltage scaling (DVS) applications. A flash window ADC with programmable conversion range is introduced. In order to achieve a reasonable yield with an uncorrected ADC, the offset of the comparator in the ADC is optimized. The proposed ADC is implemented in a standard 0.18 μm CMOS technology and is applied in a 1MHz DVS-enabled Buck converter. Experiment results show that the dynamic scaling voltage range of 1.2V-2.8V is obtained with a window size of 320mV. It has high robustness to the PVT variations compare to the conventional delay-line ADC.

Original languageEnglish
Title of host publicationICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings
DOIs
StatePublished - 2012
Event2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012 - Xi'an, China
Duration: 29 Oct 2012 → 1 Nov 2012

Publication series

NameICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

Conference

Conference2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012
Country/TerritoryChina
CityXi'an
Period29/10/12 → 1/11/12

Fingerprint

Dive into the research topics of 'A flash window ADC for DVS-enabled digital controlled DC-DC converters'. Together they form a unique fingerprint.

Cite this