A Comprehensive Optimization Design Method for the Parasitic Impedance of IGCT Driver Board

  • Xuming Gao
  • , Aimin Zhang
  • , Jingjing Huang
  • , Shuhai Lv
  • , Jian Zou
  • , Xiaogang Liang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Integrated gate commutation thyristor (IGCT) is a power assembly that is integrated a gate commutated thyristor (GCT) with its gate driver circuit through PCB. The switching control of the GCT must be achieved by relying on integrated gate driver circuit, and the parasitic impedance in the circuit can seriously affect the switching characteristics of the GCT. Therefore, this paper takes a class of high voltage and high current IGCT driver circuit boards that need to be solved as the research object, analyzes the traditional layout of the driver circuit, proposes a comprehensive optimization strategy considering the gate driver unit and layout, constructs the driver unit by using a hybrid capacitor bank with electrolytic capacitors and ceramic capacitors connected in parallel, and designs the capacitor bank and MOSFET switch group with an equally spaced surround layout to limit the parasitic impedance of the loop to a very low level. Finally, the design of the traditional and proposed IGCT driver boards was completed respectively, and the experimental results showed that the proposed solutions can effectively improve the driving capacity of the IGCT circuit board.

Original languageEnglish
Title of host publicationICIEA 2022 - Proceedings of the 17th IEEE Conference on Industrial Electronics and Applications
EditorsWenxiang Xie, Shibin Gao, Xiaoqiong He, Xing Zhu, Jingjing Huang, Weirong Chen, Lei Ma, Haiyan Shu, Wenping Cao, Lijun Jiang, Zeliang Shu
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages674-677
Number of pages4
ISBN (Electronic)9781665409841
DOIs
StatePublished - 2022
Event17th IEEE Conference on Industrial Electronics and Applications, ICIEA 2022 - Chengdu, China
Duration: 16 Dec 202219 Dec 2022

Publication series

NameICIEA 2022 - Proceedings of the 17th IEEE Conference on Industrial Electronics and Applications

Conference

Conference17th IEEE Conference on Industrial Electronics and Applications, ICIEA 2022
Country/TerritoryChina
CityChengdu
Period16/12/2219/12/22

Keywords

  • gate driver layout
  • hybrid capacitors bank
  • integrated gate commutated thyristor
  • parasitic impedance

Fingerprint

Dive into the research topics of 'A Comprehensive Optimization Design Method for the Parasitic Impedance of IGCT Driver Board'. Together they form a unique fingerprint.

Cite this