A 50Gb/s-PAM4 CDR with On-Chip Eye Opening Monitor for reference-level and clock-sampling adaptation

  • Liu Chang
  • , Bozhi Yin
  • , Tingyu Yao
  • , Nan Qi
  • , Dan Li
  • , Jingbo Shi
  • , Juncheng Wang
  • , Hu Shang
  • , Rui Bai
  • , Patrick Yin Chiang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

A 50Gb/s-PAM4 Clock/Data Recovery (CDR) transceiver is designed in a 40nm- CMOS process. An on-chip Eye Opening Monitor (EOM) is introduced that enables adaptive reference level and timing sampling placement for non-uniform and distorted PAM4-inputs.

Original languageEnglish
Title of host publicationOptical Fiber Communication Conference, OFC 2018
PublisherOptica Publishing Group (formerly OSA)
ISBN (Print)9781943580385
DOIs
StatePublished - 2018
EventOptical Fiber Communication Conference, OFC 2018 - San Diego, United States
Duration: 11 Mar 201715 Mar 2017

Publication series

NameOptics InfoBase Conference Papers
VolumePart F84-OFC 2018
ISSN (Electronic)2162-2701

Conference

ConferenceOptical Fiber Communication Conference, OFC 2018
Country/TerritoryUnited States
CitySan Diego
Period11/03/1715/03/17

Fingerprint

Dive into the research topics of 'A 50Gb/s-PAM4 CDR with On-Chip Eye Opening Monitor for reference-level and clock-sampling adaptation'. Together they form a unique fingerprint.

Cite this